
Printed by EAST

UserID: gdistefano
Computer: WS10764
Date: 4/21/2008
Time: 12:25:50 PM

Document Listing

Document	Image pages	Text pages	HTML pages	Error Pages
JP 05298204 A	0	2	0	0
Total	0	2	0	0

PAT-NO: JP405298204A
DOCUMENT-IDENTIFIER: JP 05298204 A
TITLE: TEST CIRCUIT FOR INPUT/OUTPUT PROCESSOR
PUBN-DATE: November 12, 1993

INVENTOR-INFORMATION:

NAME
HIKITA, TATSUYA

ASSIGNEE-INFORMATION:

NAME	COUNTRY
HOKURIKU NIPPON DENKI SOFTWARE KK	N/A

APPL-NO: JP04121387

APPL-DATE: April 15, 1992

INT-CL (IPC): G06F013/00, G06F011/22 , G06F013/12

ABSTRACT:

PURPOSE: To improve the test operability to an input/output processor by specifying automatically a command against the occurrence of an error.

CONSTITUTION: A test executing part 2 gives an input/output operation instruction to an input/output processor 4 by means of a channel program train and sends the answer received from the processor 4 to the preceding instruction to an error detecting part 3 together with the expected value of the answer. The part 3 compares the answer received from the processor 4 with the expected value of the answer. When the noncoincidence is secured between the answer and its expected value, a new channel program is produced. Thus an input/output operation instruction is given to the processor 4 based on the

channel
program. Then the part 3 compares the answer given from the
processor 4 to the
input/output operation instruction with the expected value obtained
through the
pseudo execution of the channel program. Then the part 3 specifies a
command
against the occurrence of an error based on the result of the
comparison.

COPYRIGHT: (C)1993,JPO&Japio